Explore by Tag
Explore by Tag
X
  • Access
  • Adaptability
  • Administration
  • Agency
  • AI
  • Air
  • Algorithms
  • Analytics
  • Automation
  • Autonomy
  • Bio-complexity
  • Bio-systems
  • BMC2
  • CBRN
  • Chemistry
  • Communications
  • Complexity
  • Contracts
  • Cost
  • Countermeasures
  • Cyber
  • Data
  • Decentralization
  • Disease
  • Electronics
  • Energy
  • Events
  • EW
  • Finance
  • Forecasting
  • Formal
  • Fundamentals
  • Games
  • Globalization
  • Ground
  • Health
  • History
  • Imagery
  • Injury
  • Integration
  • Interface
  • ISR
  • Language
  • Launch
  • Leadership
  • Logistics
  • Manufacturing
  • Maritime
  • Materials
  • Math
  • Med-Devices
  • Microchips
  • Microstructures
  • Microsystems
  • Mobile
  • Munitions
  • Networking
  • Neuroscience
  • Opportunities
  • Photonics
  • PNT
  • Policy
  • Privacy
  • Processing
  • Programming
  • Quantum
  • Resilience
  • Restoration
  • Robotics
  • Satellites
  • SBIR
  • Security
  • Sensors
  • Space
  • Spectroscopy
  • Spectrum
  • SWAP
  • Syn-Bio
  • Systems
  • Targeting
  • Tech-Foundations
  • Testimony
  • Therapy
  • Thermal
  • Training
  • Transition
  • Trust
  • Unmanned
  • Visualization
Defense Advanced
Research Projects Agency
Main Menu
X
  • About Us
    • About DARPA
    • People
    • Offices
    • Innovation Timeline
    • Testimony
    • Budget
    • Image Gallery
  • /
  • Our Research
  • /
  • News
  • /
  • Events
  • /
  • Work With Us
    • Opportunities
    • New Program Managers
    • Contract Management
    • For Industry
    • For Small Businesses
    • For Universities
    • For Government and Military
    • Employment at DARPA
    • Visitor Information
  • /
  • Search
Main Menu Explore by Tag
Defense Advanced Research Projects AgencyNews And Events

DARPA Seeks to Make Scalable On-Chip Security Pervasive

Program to focus on addressing the economic and technical challenges associated with incorporating scalable defense mechanisms into chip designs

outreach@darpa.mil
3/25/2019
Automatic Implementation of Secure Silicon (AISS)

For the past decade, cybersecurity threats have moved from high in the software stack to progressively lower levels of the computational hierarchy, working their way towards the underlying hardware. The rise of the Internet of Things (IoT) has driven the creation of a rapidly growing number of accessible devices and a multitude of complex chip designs needed to enable them. With this rapid growth comes increased opportunity for economic and nation-state adversaries alike to shift their attention to chips that enable complex capabilities across commercial and defense applications. The consequences of a hardware cyberattack are significant as a compromise could potentially impact not millions, but billions of devices.

Despite growing recognition of the issue, there are no common tools, methods, or solutions for chip-level security currently in wide use. This is largely driven by the economic hurdles and technical trade-offs often associated with secure chip design. Incorporating security into chips is a manual, expensive, and cumbersome task that requires significant time and a level of expertise that is not readily available in most chip and system companies. The inclusion of security also often requires certain trade-offs with the typical design objectives, such as size, performance, and power dissipation. Further, modern chip design methods are unforgiving – once a chip is designed, adding security after the fact or making changes to address newly discovered threats is nearly impossible.

“Today, it can take six to nine months to design a modern chip, and twice as long if you want to make that same design secure,” said Serge Leef, a program manager in DARPA’s Microsystems Technology Office (MTO). “While large merchant semiconductor companies are investing in in-house personnel to manually incorporate security into their high-volume silicon, mid-size chip companies, system houses, and start-ups with small design teams who create lower volume chips lack the resources and economic drivers to support the necessary investment in scalable security mechanisms, leaving a majority of today’s chips largely unprotected.”

To ease the burden of developing secure chips, DARPA developed the Automatic Implementation of Secure Silicon (AISS) program. AISS aims to automate the process of incorporating scalable defense mechanisms into chip designs, while allowing designers to explore economics versus security trade-offs and maximize design productivity. The objective of the program is to develop a design tool and IP ecosystem – which includes tool vendors, chip developers, IP licensers, and the open source community – that will allow security to be inexpensively incorporated into chip designs with minimal effort and expertise, ultimately making scalable on-chip security pervasive.

Leef continued, “The security, design, and economic objectives of a chip can vary based on its intended application. As an example, a chip design with extreme security requirements may have to accept certain tradeoffs. Achieving the required security level may cause the chip to become larger, consume more power, or deliver slower performance. Depending on the application, some or all of these tradeoffs may be acceptable, but with today’s manual processes it’s hard to determine where tradeoffs can be made.”

AISS seeks to create a novel, automated chip design flow that will allow the security mechanisms to scale consistently with the goals of the design. The design flow will provide a means of rapidly evaluating architectural alternatives that best address the required design and security metrics, as well as varying cost models to optimize the economics versus security tradeoff. The target AISS system – or system on chip (SoC) – will be automatically generated, integrated, and optimized to meet the objectives of the application and security intent. These systems will consist of two partitions – an application specific processor partition and a security partition implementing the on-chip security features. This approach is novel in that most systems today do not include a security partition due to its design complexity and cost of integration. By bringing greater automation to the chip design process, the burden of security inclusion can be profoundly decreased.

While the threat landscape is ever evolving and expansive, AISS seeks to address four specific attack surfaces that are most relevant to digital ASICs and SoCs. These include side channel attacks, reverse engineering attacks, supply chain attacks, and malicious hardware attacks. “Strategies for resisting threats vary widely in cost, complexity, and invasiveness. As such, AISS will help designers assess which defense mechanisms are most appropriate based on the potential attack surface and the likelihood of a compromise,” said Leef.

In addition to incorporating scalable defense mechanisms, AISS seeks to ensure that the IP blocks that make up the chip remain secure throughout the design process and are not compromised as they move through the ecosystem. As such, the program will also aim to move forward provenance and integrity validation techniques for preexisting design components by advancing current methods or inventing novel technical approaches. These techniques may include IP watermarking and threat detection to help validate the chip’s integrity and IP provenance throughout its lifetime.

AISS is part of the second phase of DARPA’s Electronics Resurgence Initiative (ERI) – a five-year, upwards of $1.5 billion investment in the future of domestic, U.S. government, and defense electronics systems. Under ERI Phase II, DARPA is exploring the development of trusted electronics components, including the advancement of electronics that can enforce security and privacy protections. AISS will help address this mission through its efforts to enable scalable on-chip security.

DARPA will hold a Proposers Day on April 10, 2019 at the DARPA Conference Center, located at 675 North Randolph Street, Arlington, Virginia 22203, to provide more information about AISS and answer questions from potential proposers. For details about the event, including registration requirements, please visit: https://www.fbo.gov/index?s=opportunity&mode=form&id=6770487d820ee13f33af67b0980a7d73&tab=core&_cview=0

Additional information will be available in the forthcoming Broad Agency Announcement, which will be posted to www.fbo.gov.

Image Caption: The image depicts the approach expected under the AISS program. The defenses under AISS will focus on securing the inner perimeter from four specific attack surfaces that are most relevant to digital ASICs and SoCs. These include side channel attacks, reverse engineering attacks, supply chain attacks, and malicious hardware attacks. The on-chip security engine AISS seeks to develop will aid designers in assessing which defense mechanisms are most appropriate based on the potential attack surface and the likelihood of a compromise.

###

Media with inquiries should contact DARPA Public Affairs at outreach@darpa.mil

Tags

| Cyber | Electronics | Microchips |

 

Similarly    Tagged    Content

Automatic Implementation of Secure Silicon (AISS) Proposers Day
Dynamic Range-enhanced Electronics and Materials (DREaM) Proposers Day
Electronics Resurgence Initiative (ERI) Summit 2019
Electronics Resurgence Initiative Summit
Lasers for Universal Microscale Optical Systems (LUMOS) Proposers Day

Images

  • Automatic Implementation of Secure Silicon (AISS)
    Automatic Implementation of Secure Silicon (AISS)
Back To Top

  • Print

 

Selected DARPA Achievements

DARPA collaborated with industry on stealth technology.
DARPA’s Stealth Revolution
In the early days of DARPA’s work on stealth technology, Have Blue, a prototype of what would become the F-117A, first flew successfully in 1977. The success of the F-117A program marked the beginning of the stealth revolution, which has had enormous benefits for national security.
DARPA microelectronics gave rise to today's GPS devices.
Navigation in the Palm of Your Hand
Early GPS receivers were bulky, heavy devices. In 1983, DARPA set out to miniaturize them, leading to a much broader adoption of GPS capability.
First rough conceptual design of the ARPANET.
Paving the Way to the Modern Internet
ARPA research played a central role in launching the Information Revolution. The agency developed and furthered much of the conceptual basis for the ARPANET—prototypical communications network launched nearly half a century ago—and invented the digital protocols that gave birth to the Internet.
  • About Us
  • About DARPA
  • People
  • Offices
  • Innovation Timeline
  • Testimony
  • Budget
  • History list page
  • Image Gallery
  • Our Research
  • Open Catalog
  • News
  • Events
  • Work With Us
  • Opportunities
  • New Program Managers
  • Contract Management
  • For Industry
  • For Small Businesses
  • For Universities
  • For Government and Military
  • Employment at DARPA
  • Site Info
  • Sitemap
  • Cookie Disclaimer
  • Web Policy
  • Privacy Policy
  • Accessibility/Section 508
  • No Fear Act
  • Whistleblower Protection Act
  • Usage Policy
  • DoD Hotline
  • USA.gov
  • /
  • Freedom of Information Act
  • /
  • Privacy and Civil Liberties
  • /
  • Visitor Information
  • /
  • Contact Us
  • Twitter
  • Facebook
  • YouTube
  • Instagram
  • Linked In
  • RSS
Defense Advanced Research Projects Agency 675 North Randolph Street
Arlington, VA 22203-2114
703.526.6630

This is an official U.S. Department of Defense website sponsored by the Defense Advanced Research Projects Agency.

You are now leaving the DARPA.mil website that is under the control and management of DARPA. The appearance of hyperlinks does not constitute endorsement by DARPA of non-U.S. Government sites or the information, products, or services contained therein. Although DARPA may or may not use these sites as additional distribution channels for Department of Defense information, it does not exercise editorial control over all of the information that you may find at these locations. Such links are provided consistent with the stated purpose of this website.


After reading this message, click  to continue immediately.

Go Back