The Quest for 3D Hybrid Bonding: Challenges for the Next Steps

E. Jan Vardaman, President and Founder




Outline

- Hybrid bonding in HVM for die-to-wafer (D2W) and wafer-to-wafer (W2W) applications
 - Image sensors
 - HPC
 - Photonics including co-packaged optics (CPO)
- Challenges and areas for future focus
- Global research activities
- New equipment developments (important but not covered)



IMEC's 3D Interconnects Roadmap



- Interconnect pitch scaling provides higher interconnect density
- D2W can scale from the current ~10μm to 5μm to 2μm
- W2W bonding provides the greatest interconnect density with scaling from 2μm to 1μm to 400nm pitch

Source: IMEC.

3D Hybrid Bonding Applications

- W2W bonding applications
 - CMOS image sensors from Sony, TSMC, and Samsung
 - 3D NAND wafers
 - 3D DRAM (Tezzaron now NHanced Semiconductors)
- D2W applications include computing (desktop, gaming, server, AI)
- Future application include HBM (maybe some W2W) and co-packaged optics (CPO)




NHanced Direct Bond Interconnect (DBI®) process CMP ACTIVATION ROOM TEMP BONDING LOW TEMP BATCH ANNEAL Metal Si Wafer Interconnect Metal Bond Pad Spontaneous Bond Silicon Wafer Very Thin Chemical Mechanical Silicon Wafer Dielectric Polishing


- Cu/SnN DBI[®] and Cu/SiO DBI [®] hybrid bonding
- <± 1μm misalignment performance @3sigma
- Production minimum pitch 2.44 μm
- Best alignment achieved with face-to-face bonding

Scalable To < 1um Pitch

No External Pressure



1.6 μm DBI® pitch, 300° C




Source: NHanced Semiconductors.

Image Sensors



Sony CoW Development for CMOS Image Sensor

- Sony projects that CIS will continue to evolve with 2 types of 3D stacking structures
 - Homogeneous chip stacking
 - Heterogeneous chip stacking
- CoW bonding can decrease yield loss with the use of KGD
- Sony has demonstrated 6μm pitch Cu-Cu connections using >400mm² CoW bonding process
- New wafer thinning process for finer pitch (1 μm) Cu-Cu hybrid bonding
 - Improved Si thickness uniformity






High-Performance Computing



AMD 3D V-Cache™

- Original AMD's V-Cache[™] stacked SRAM on top of CPU core die using TSMC's SoIC[™]-X with Cuto-Cu hybrid bonding
- In production for desktop and server CPUs, gaming
 - − ~9µm pad pitch originally
 - 3X interconnect energy efficiency (vs. μbump 3D)
 - >15X interconnect density (vs. μbump 3D)
 - Better signal/power ratio due to lower TSV capacitance and inductance than with µbumps
 - Containing overhead cost such as IO area, more complexity in design, and testing require multi-disciplinary design to achieve configuration flexibility and yield benefits




Source: AMD.

Image Removed



AMD MI300 and MI325 with Hybrid Bonding

- MI300 and MI325 stack logic on logic using TSMC's SoIC™-X technology
 - One configuration incorporates 3 CPU chiplets (CCDs) and 6 accelerator chiplets (XCDs) on top of 4 IO dies mounted on a silicon interposer
- Thermal design placing logic die on top to allow backside of silicon path to heat sink
- Power delivery is critical, requiring special design considerations




Source: AMD.



Photonics including CPO



TSMC's COUPE™ with Hybrid Bonding




Source: TSMC.

TSMC has been developing its CPO since 2017

- TSMC developed Compact Universal Photonic Engine (COUPE) that uses 3D stacking (hybrid) bonding) of die with TSV in PIC
- Use of hybrid bonding eliminates parasitic of wire bond or μbump connections between EIC and PIC
- Stacking without solder bumps provides opportunity for smaller pad pitch and therefore higher density, lower parasitics, and a higher data rate
- 40% reduction in laser power consumption compared to μ bump solution, 25% power delivery bandwidth improvement techsearchinc.com

3D Heterogeneous Integration with Intel's C2W Hybrid Bonding



Source: Intel.

- Intel demonstrated chip-to-wafer (C2W) bonding for interconnect between EIC and PIC interfaces in CPO
 - Local embedded multi-die interconnect bridges (EMIB) can be used to connect stacked chiplet to HBM and CPO on the substrate level
 - With pitch scaling, bonding accuracy becomes one of the most important factors
 - Warpage of the die due to the stress level of each metal stack may introduce inconsistent local distortion at the bonding step
 - Improvements in post bond accuracy measurement metrology are needed to more accurately correct bonding offsets


HBM




HBM with D2W Hybrid Bonding

HBM drivers

- Pitch reduction need for higher bandwidth
- Need thinner chip for higher capacity stack (HBI can reduce thickness by 10-15%) or can increase check thickness to allow for more stable wafer level processing
- Micron indicates D2W stacking for HBM vs. W2W because of accumulative yield loss with W2W
- SK hynix reports 8-high stack advantages with HBI vs. μbump
 - Interconnect length reduced by >100μm vs. µbump in 8-high structure
 - Reduced parasitic interconnection by 19%, reduced inductance by 35%, reduced capacitance by 15%
 - Reduced channel loss from LC/RC delay in the intermetallic
 - Lower thermal resistance with same bump density, 22.8% lower thermal resistance than HBM with μbumps and molded underfill











Samsung Demonstration of HBM with Hybrid Bonding

- Samsung conducted extensive work on hybrid bonding for HBM and demonstrated a 16-high stack HBM with hybrid bonding
- Addressed Cu dishing challenges by controlling CMP and measuring using AFM after CMP, control and prevent degradation in bonding quality is key





Source: Samsung.



Next Steps



Focus Areas

- Design and EDA tools
- Thermal design and and tradeoffs
- Manufacturing and process control
 - Cu pad surface control (use of CMP)
 - Thermal process sensitivity
 - Special dicing techniques required to reduce chipping and defects on the edge of the die
 - Cleanliness is required (particles cause voids) = use of plasma clean and cleanroom assembly (at least class 100 is required)
 - Pad alignment accuracy required
 - Flatness and tolerance to process temperatures (wafer warpage is a concern)
- Overlay challenges, especially in multi-die stacks
 - Impacted by interconnect pitch and pad design
 - Need accurate post-bonding overlay corrections
- Need 100% inspection in die overlay
 - Die from different technologies are a challenge (EVG reports sampling is not accurate)
 - Current methods too slow
- Control of wafer shape and surface quality for successful alignment and bonding



Metrology Needs

- Metrology for hybrid bonding requires higher precision and new features vs. µbump
- Large amount of data needs to feed back into the system and inspection gaps are challenging (Micron)
 - Front-end inspection techniques do not understand singular die and film frame backend process
- With multi-die stacking, some companies have reported appearance of voids in bottom few die after stacking that did not appear at the time of initial placement
 - The more die in the stack, the greater the accumulated warpage
 - Issues with non-contact have also been reported after die placement
 - Accumulated warpage of individual stack may be the cause and proper dielectric optimization is required to minimize total warpage
 - New metrology systems needed to detect issues with multi-die stacking

Requirement	μВитр	Hybrid Bonding
Bonding Alignment Accuracy	~3-10µm	<0.3µm
Bonding Interface Defects	Microns	Sub-micron
Surface Topography	μm	nm
Patterning Method	Aligner/I-Line	248nm Scanner
Die Warpage	~60-100µm	10-20μm


Source: KLA.



Activities at Research Organizations



CEA-LETI 3D-Stacking and Packaging Technologies




- Long history of hybrid bonding R&D with publications since 2008
 - Work with ST on image sensors



CEA Leti Photonics Research


- Research on heterogeneous integration for photonics applications
- Growth of III-V wafers (2", 3", 4")
- Processing of SOI wafers (8" or 12)
 - Modulators
 - Detectors
 - Passive devices

III-V bonding on processed SOI & InP substrate removal






- III-V material patterning,
- Metallization of lasers, modulators and detectors



CMOS fab compatible processes needed to avoid wafer downsizing and maximize the functional SOI wafer surface.



Continuing Die-to-Wafer Hybrid Bonding




Source: IMEC.

- IMEC's R&D long history includes W2W and D2W
 - 17 years of R&D



IMEC Cu/SiCN W2W Hybrid Bonding Challenges to 400nm Pitch



Source: IMEC.

- Cu pad recess control
- Topography control at each layer in stack highly impacting voiding during bonding and bonding overlay
- Process requires careful tuning to reduce overlay (100nm for 400nm pitch)
- Risk of connected PAD corrosion for smaller PAD CD (<250nm)
 - Process developments required to avoid corrosion or should be circumvented in design
- Connectivity is ensured by Cu bulge out, a Cu expansion based on surface diffusion



Alternatives




Alternatives to Cu-to-Cu Direct Bonding or HBI

 HBI provides the shortest distance and best performance, but challenges remain

Alternatives include µbumps

- IMEC indicates that 25μm pitch is possible today, and it may be possible to go to 20μm or even 5μm
- ASE has proposed Cu-Cu with electroless
 Nano-Ag bonding (30μm pitch)
- Intel introduced Foveros with μbumps for processor (suggests going to 36μm pitch)
- Samsung's X-Cube with 25μm bump pitch
- TSMC SoIC-P using μbump for <25μm pitch
- K&S Cu-to-Cu TCB demonstrated




Source: ASE.



Source: Samsung.




Integrated Optical Phased Array (OPA) for LiDAR



- LiDAR for autonomous driving requires high accuracy and wide angle at long distance
 - Si-based technology introduced



TSV-based Optical Phased Array



TSV-based optical phased array



Conclusions

- W2W and D2W is in high-volume production
 - W2W can achieve fine pad pitch, but D2W process better suited for some applications
- Many challenges
 - Design capabilities and availability of tools
 - Test solutions to provide KGD
 - Process control
 - Reduction of particle generation and improved cleaning solutions
 - Metrology and inspection
- Many companies and organizations working to meet challenges of hybrid bonding
- Not all applications appropriate for hybrid bonding
 - Alternative 3D solutions, including μbump

