# 3 Dimensional Monolithic System on a Chip (3DSoC)



Develop novel monolithic 3D fabrication technologies that enable new architectures to drive a >50X improvement in SoC performance at power



Linton Salmon September 22, 2017



- Motivation for the 3DSoC program
- Program structure
- Program metrics
- Program schedule
- Proposal specifics



## **DARPA** Motivation for 3DSoC



Distribution Statement "A" (Approved for Public Release, Distribution Unlimited)



#### Data for 7nm instantiation of a state-of-the-art Machine Learning accelerator



# The memory bottleneck is a major problem for machine learning and other applications requiring computation on large data sets



# Addressing the Memory Limitation



3DSoC increases the IO count and bandwidth by >50X from current 2D fabrication architectures



An example of an integrated flow that fabricates 3D logic and memory on a single die



Note: This is an example only. Other technical approaches are expected.

## Critical characteristics for a monolithic solution

- Must permit new architectures that leverage fast, configurable access to non-volatile main memory
- Stackable 3D logic and memory functions that allow new architectures
  - Low temperature formation
  - Logic AND memory
  - High density of memory at least 4GB (Giga-Byte)/die
- Possible to fabricate in existing domestic, commercial, high-yielding infrastructure
  - 90nm on 200mm wafers
  - High yield on large SoCs



			2D at 7nm	
LSTM Network	Model Size	Training/Inference	Benefit 3DSoC at 7nm	Benefit 3DSoC at 90nm
Languaga Madal	2 E Chutac	Training	645X	75X
Language Model	2.5 Gbyles	Inference	626X	73X
Nourol Drogrommor	1 Chuta	Training	359X	40X
Neural Programmer	1 Gbyte	Inference	493X	55X
Image Captioning 150MByte		Training	367X	41X
	TPOINBAGE	Inference	323X	35X

- 2D vs 3DSoC comparison
  - 2D: 7nm technology for accelerator and 4GB of off-chip DRAM main memory
  - 3DSoC: 90nm Carbon Nanotube FET (CNFET) for accelerator and 4GB of on-chip ReRAM (non-volatile) memory
- Uses published traces from an accelerator SoC and the LSTM algorithm
- Benefit =  $(E^*t)_{2D} / (E^*t)_{3D}^{**}$
- Benefits would be enhanced if design targeted at 3DSoC technology
- \* E=Energy of computation t=execution time of computation



Benefits of 3DSoC at same node over 2D Baseline Energy  $\times$  execution time for large datasets >50GB



The benefits of 3D SoC technology extend beyond DNNs to large graph analytic and statistical applications



- Capability of > 50X the performance at power when compared with 7nm 2D CMOS technology.
- Interconnect densities > 3K interconnects/mm and 9M interconnects/mm<sup>2</sup> between 3D layers.
- Interconnect bandwidth > 50Tb/s between 3D layers.
- Memory access energy < 2pJ/bit.
- Inclusion of > 4GB of non-volatile memory in a monolithic SoC that has a 2D footprint of no more than 200mm<sup>2</sup> and dissipates < 500mW of average operating power.</li>
- Provision for logic densities > 1M gates/mm<sup>2</sup> (as measured in a 2D projection) across multiple logic layers in the 3D stack.
  - Note that the process temperatures required for the 3D layers must be low enough not to compromise earlier logic or memory layers in the 3D stack.



- 3D transistor performance approximately equal to or to exceed that of ۲ standard 90nm CMOS transistors:
  - NFET:  $I_{on} = 640 \mu A/\mu m$  at  $I_{off} = 5 n A/\mu m$ ,  $f_t = 100 GHz$ , Subthreshold Slope = 90 mV/dec.
  - PFET:  $I_{on} = 280 \mu A/\mu m$  at  $I_{off} = 5 n A/\mu m$ , Subthreshold Slope = 90 mV/dec.
- Projected fabrication cost comparable to 7nm 2D technology.
- Capability to fabricate, at reasonable yield, 3DSoCs with > 4GB (Giga-Byte) • of memory and > 50M logic gates.
- Capability to be fabricated as an on-demand foundry service for multiple • DoD and commercial customers using a U.S. fabrication facility.



- Technical Area 1 (TA-1) will develop the 3D monolithic manufacturing process that will be utilized to build DoD and commercial SOCs.
  - End goal of this technical area is to be prepared to offer the 3D monolithic process as a commercial foundry offering to external users, including defense contractors, for fabrication of relevant large-scale compute/memory systems.
- Technical Area 2 (TA-2) will focus on developing a test chip (DEC), including an SoC to facilitate process development and drive yield improvement.
  - End goal of this technical area is to develop a test chip with test structures and an SoC that will facilitate process development, drive yield improvement, and exercise the design elements required to design a 3DSoC
- Technical Area 3 (TA-3) will develop the EDA design tools required to design large-scale compute/memory systems that utilize 3DSoC technology.
  - End goal of this technical area is develop the EDA design tools required to enable design of large-scale compute/memory systems that utilize 3D monolithic processes to achieve the performance at power goals of the program



Task	Phase 1	Phase 2	Phase 3
Process Technology	<ol> <li>Process module description</li> <li>Initial integrated process description</li> </ol>	<ol> <li>Demonstration of integrated process flow</li> <li>Cost of fabrication model for the 3DSoC technology</li> </ol>	1. Utilization of integrated, high-yielding process flow to successfully fabricate multiple 3DSoC designs
Yield Improvement	1. Yield improvement plan in place 2. Measurement test plan in place	<ol> <li>Successful fabrication of Development</li> <li>Evaluation Circuit (DEC)</li> <li>Successful fabrication of initial 3DSoC</li> <li>demonstration circuits</li> </ol>	1. Successful fabrication of multiple 3DSoC designs
Technology Enablement	1. Delivery of a V0.5 (Beta) PDK that is hardware-based and includes at a minimum; a. Transistor and memory cell models b. Parasitic extraction models c. Design rules	1. Delivery of a V1.0 (Design Ready) PDK that is hardware-verified 2. Development of the enablement infrastructure required for initial 3DSoC demonstration circuit design	1. Refinement of PDK and other enablement infrastructure
Foundry Service	1. Prepare for MPW runs in Phase 2	<ol> <li>Establish the infrastructure required for MPW participation</li> <li>Schedule and fabricate</li> <li>MPW runs</li> </ol>	<ol> <li>Refinement of MPW infrastructure</li> <li>Schedule and fabricate</li> <li>MPW runs</li> </ol>
System Performance Evaluation	1. Provide hardware performance comparison based on 3DSoC simulations	1. Provide hardware performance comparison based on 3DSoC test chip (DEC) hardware	1. Provide hardware performance comparison based on 3DSoC demonstration hardware



Task	Phase 1	Phase 2	Phase 3
Process Technology	<ol> <li>90% of all process modules demonstrated</li> <li>Initial integrated fabrication lots complete</li> </ol>	<ol> <li>100% of all process modules demonstrated</li> <li>Full integrated process demonstrated</li> </ol>	1. Full integrated process demonstrated on 3DSoC designs
Yield Improvement	<ol> <li>1. &gt; 60% yield on representaive 3DSoC circuit building blocks</li> <li>2. Sufficient yield on test structures to predict 30% yield at final DEC circuit complexity</li> </ol>	<ol> <li>30% yield on the Development Evaluation Circuit (DEC)</li> <li>Successful fabrication of initial 3DSoC demonstration circuits</li> </ol>	<ol> <li>1. &gt; 60% yield on the Development Evaluation Circuit (DEC)</li> <li>2. &gt; 30% yield on initial 3DSoC demonstration circuits</li> </ol>
Technology Enablement	1. < 10% difference between measured test structure results and PDK prediction	1. < 5% difference between measured test structure results and PDK prediction	1. < 2% difference between measured test structure results and PDK prediction
Foundry Service	1. Full MPW infrastructure in place	1. < 6 month MPW turn- around time from design delivery to chip delivery	1. < 4 month MPW turn- around time from design delivery to chip delivery
System Performance Evaluation *	1. > 50X compute/memory performance at power improvement over 2D 7nm technology predicted through simulation	1. > 10X compute/memory performance at power improvement over 2D 7nm technology demonstrated using the DEC	1. > 50X compute/memory performance at power improvement over 2D 7nm technology demonstrated with 3DSoC demonstration circuits



Task/Metric Phase 1		Phase 2
DEC Design Metrics	<ol> <li>1. &gt; 100MB of memory on 3 or more 3DSoC layers</li> <li>2. &gt; 20M gates of logic on 3 or more 3DSoC layers</li> <li>3. At least 1 microprocessor core of the complexity of a RISC-V or ARM Axx</li> <li>4. Implementation of a complex logic function such as DSP or DNN</li> </ol>	<ol> <li>1. &gt; 1GB of memory on 3 or more 3DSoC layers</li> <li>2. &gt; 50M gates of logic on 3 or more 3DSoC layers</li> <li>3. At least 1 microprocessor core of the complexity of a RISC-V or ARM Axx</li> <li>4. Implementation of a complex logic function such as DSP or DNN</li> </ol>
DEC Design Task	1. Complete initial DEC design using the V0.1 (initial) PDK	1. Complete DEC design using the V0.5 (beta) PDK



Task	Phase 1	Phase 2	Phase 3
3DSoC Logic EDA Tool Development	<ol> <li>Define an EDA flow that will place and route logic monolithically across</li> <li>3DSoC layers</li> <li>Distribute the EDA tools to a single sophisticated user</li> </ol>	1. Provide an EDA flow that can be used by multiple external 3DSoC design teams	1. Provide an EDA flow that is generally available for external use, specifically by DoD users
3DSoC Memory EDA Tool Development	<ol> <li>Define an EDA flow that will compile, place, and connect memories with logic and across 3DSoC layers</li> <li>Distribute the EDA tools to a single sophisticated user</li> </ol>	1. Provide an EDA flow that can be used by multiple external 3DSoC design teams	1. Provide an EDA flow that is generally available for external use, specifically by DoD users
Monolithic 3DSoC Design EDA Tool Development	<ol> <li>Define an EDA flow that will design an entire</li> <li>3DSoC that spans across the entire 3DSoC stack</li> <li>Distribute the EDA tools to a single sophisticated user</li> </ol>	1. Provide an EDA flow that can be used by multiple external 3DSoC design teams	1. Provide an EDA flow that is generally available for external use, specifically by DoD users



Task	Phase 1	Phase 2	Phase 3
3DSoC Logic EDA Tool Development	EDA flow capable of designing the DEC chip	EDA flow capable of designing a 500M gate 3DSoC design	EDA flow that is sufficiently robust to be used by multiple external users
3DSoC Memory EDA Tool Development	EDA flow capable of designing the DEC chip	EDA flow capable of designing 4GB of memory in a 3DSoC design	EDA flow that is sufficiently robust to be used by multiple external users
Monolithic 3DSoC Design EDA Tool Development	EDA flow capable of designing the DEC chip	EDA flow capable of designing a full 3DSoC design with 4GB of memory and 500M logic gates	EDA flow that is sufficiently robust to be used by multiple external users



- 1. Extensions of 2D CMOS technology
- 2. Packaging technologies that do not meet the interconnect bandwidth and density goals of the program
- 3. Sensor fusion



## **3DSoC Program Schedule**



#### Phase 1 Outcomes

- Initial 3DSoC process defined
- PDK V0.5 defined
- 3DSoC technology benefits simulated
- First pass DEC fabricated and tested
- Initial 3DSoC EDA tools released

#### Phase 2 Outcomes

- 3DSoC process demonstrated
- PDK V1.0 released for design
- 3DSoC benefits demonstrated
- Final DEC design fabricated
- 3DSoC EDA tools released for targeted designs

#### **Phase 3 Outcomes**

- 3DSoC process used for external designs
- Final PDK released for design
- MPW runs successfully yielded
- 3DSoC EDA tools released for general designs

- TA-1: Developing the 3DSoC fabrication process
  - Establish unit processes and flow integration
  - Define the 3DSoC technology PDK
- TA-2: Designing and Implementing the DEC
  - Design 1<sup>st</sup> and 2<sup>nd</sup> pass DEC design
  - Foster use of the DEC to drive development and yield
- TA-3: Developing the 3DSoC EDA design flow
  - Develop EDA tools for 3DSoC compute/memory designs
  - Support tools for advanced 3DSoC designs

Metric	Goal
3DSoC Capability	> 50X 7nm 2D PaP
Hardware Accuracy	< 2% deviation from3DSoC technology targets
Yield	> 30% for full 3DSoC designs
EDA Tools	Successful use of EDA flow for a > 500M gate/4GB memory design





Providing a DoD and national manufacturing capability will require a strong cooperative effort between commercial SoC manufacturers, academia, commercial CAD companies, and defense contractors.



**Proposal Schedule** 

- BAA posting date: September 13, 2017
- FAQ submission deadline: October 23, 2017 at 1:00 PM
- Proposal due date: November 6, 2017 at 1:00 PM
- Estimated period of performance start: April, 2018

Proposers may propose to:

- TA-1 and TA-2, or
- TA-3, or
- TA-1, TA-2, and TA-3

Cost Sharing

• Cost sharing is not required; however, it will be carefully considered where there is an applicable statutory condition relating to the selected funding instrument. Cost sharing is encouraged where there is a reasonable probability of a potential commercial application related to the proposed research and development effort.

Other Transaction Agreements (OTA)

- All proposers requesting an OT must include a detailed list of payment milestones. Each payment milestone must include the following:
  - Milestone description (Do not include proprietary data)
  - Completion criteria (Do not include proprietary data)
  - Due date
  - Dollar Amount (to include, if cost share is proposed, awardee and Government share) Distribution Statement "A" (Approved for Public Release, Distribution Unlimited)



#### 1. Overall Scientific and Technical Merit

The proposed technical approach is innovative, feasible, achievable, and complete. The proposed technical team has the expertise and experience to accomplish the proposed tasks. The proposal identifies major technical risks and planned mitigation efforts are clearly defined and feasible.

2. Potential Contribution and Relevance to the DARPA Mission The potential contributions of the proposed effort are relevant to the national technology base. The proposed transition plan clearly demonstrates a comprehensive understanding of competing technical approaches on the market and how this new technology is expected to compare.

### 3. Impact on the Overall Electronics Landscape

The technology represents a radical departure from current trends in the electronics industry to broadly impact the semiconductor industry in the 2025 to 2030 timeframe.

### 4. Cost Realism

The proposed costs are realistic for the technical and management approach.



#### A. Executive Summary (no more than 2 pages)

Summarize the technical approach, and the technology transition plan.

#### **B.** Technical Approach

This section is the centerpieces of the proposal and should succinctly summarize the innovative claims for the proposed research.

#### C. Statement of Work (SOW)

In plain English, clearly define the technical tasks/subtasks to be performed, their durations, and dependencies among them.

#### D. Results and Technology Transfer

Proposers should describe their initial hypothesis on how this technology will transition from lab to market and DoD impact.

#### E. Ongoing Research (no more than 2 pages)

Comparison with other ongoing research.

- **F. Proposer Accomplishments (no more than 2 pages)** Proposer's previous accomplishments and work in closely related research areas.
- **G.** Facilities (no more than 1 page)

Description of the facilities that would be used for the proposed effort.

#### H. Teaming (no more than 1 page)

Description of the formal teaming agreements.

#### I. Schedules and measurable milestones

Schedules and measurable milestones for the proposed research.

